Xilinx Implementation phases

Implementation includes many phases

1.Translate: Merge multiple design files into a single netlist.

2. Map: Group logical symbols from the netlist (gates) into physical components (slices and IOBs).

3. Place & Route: Place components onto the chip.